Epson ARM.POWERED ARM720T Bedienungsanleitung Seite 173
- Seite / 224
- Inhaltsverzeichnis
- LESEZEICHEN
Bewertet. / 5. Basierend auf Kundenbewertungen
9: Debugging Your System
ARM720T CORE CPU MANUAL EPSON 9-41
9.25 Debug status register
The debug status register is 13 bits wide. If it is accessed for a write (with the read/write bit
set), the status bits are written. If it is accessed for a read (with the read/write bit clear), the
status bits are read. The format of the debug status register is shown in Figure 9-16.
Figure 9-16 Debug status register format
The function of each bit in this register is shown in Table 9-11.
Table 9-11 Debug status register bit assignments
Bit Function
12 Enables the debugger to determine whether the
core has entered debug state due to the assertion
of DBGRQ.
4 Enables TBIT to be read. This enables the
debugger to determine what state the processor is
in, and which instructions to execute.
3 Enables the state of the HTRANS[1] signal from
the core to be read. This enables the debugger to
determine whether a memory access from the
debug state has completed.
2 Enables the state of the core interrupt enable
signal, IFEN, to be read.
1 Enables the values on the synchronized version of
DBGRQ to be read.
0 Enables the values on the synchronized versions of
DBGACK to be read.
12 11 4
TBIT
3
TRANS[1]
2
IFEN
1
DBGRQ
0
DBGACK
5
DBGMOE
- ARM720T Revision 4 1
- Contents 5
- 7 Memory Management Unit 6
- List of Figures 8
- List of Tables 10
- CONTENTS 11
- About this document 15
- Typographical conventions 16
- Product revision status 16
- AMBA Specification (Rev 2.0) 17
- Introduction 19
- 1 Introduction 21
- 1: Introduction 22
- 1.1.1 EmbeddedICE-RT logic 23
- 1.2 Coprocessors 25
- 1.3 About the instruction set 25
- 1.3.1 Format summary 26
- 1.3.2 ARM instruction set 27
- Table 1-3 Addressing mode 2 30
- Table 1-11 Condition fields 33
- 1.3.3 Thumb instruction set 34
- 1.4 Silicon revisions 38
- Programmer’s Model 39
- 2 Programmer’s Model 41
- 2.2 Memory formats 42
- 2.3 Instruction length 43
- 2.4 Data types 43
- 2.5 Operating modes 44
- 2.6 Registers 44
- 2: Programmer’s Model 45
- Stack Pointer 46
- Link Register 46
- 2.7 Program status registers 48
- 2.7.3 Reserved bits 49
- 2.8 Exceptions 50
- 2.8.4 Fast interrupt request 52
- 2.8.5 Interrupt request 52
- 2.8.6 Abort 52
- 2.8.7 Software interrupt 53
- 2.8.8 Undefined instruction 53
- 2.8.9 Exception vectors 53
- 2.8.10 Exception priorities 54
- 2.8.11 Exception restrictions 54
- Fast Context Switch Extension 55
- Process IDentifier 55
- 2.10 Reset 56
- 2.11.2 Early termination 57
- Configuration 59
- 3 Configuration 61
- 3: Configuration 62
- 3.3 Registers 63
- 3.3.2 Control Register 64
- 3.3.5 Fault Status Register 66
- 3.3.6 Fault Address Register 67
- 3.3.8 TLB Operations Register 67
- 3.3.10 Register 14, reserved 69
- 3.3.11 Test Register 69
- Instruction and 71
- Data Cache 71
- 4 Instruction and Data Cache 73
- 4.2 IDC validity 74
- Write Buffer 75
- 5 Write Buffer 77
- 5.2 Write buffer operation 78
- The Bus Interface 79
- 6 The Bus Interface 81
- Address and control signals 82
- AMBA Specification (Rev 82
- 6.2 Bus interface signals 83
- 6: The Bus Interface 84
- 6.3 Transfer types 85
- 6.4.1 HADDR[31:0] 87
- 6.4.2 HWRITE 87
- 6.4.3 HSIZE[2:0] 87
- 6.4.4 HBURST[2:0] 88
- 6.4.5 HPROT[3:0] 88
- 6.5.1 HREADY 89
- 6.6 Data buses 90
- 6.6.2 HRDATA[31:0] 91
- 6.6.3 Endianness 91
- 6.7 Arbitration 92
- 6.8 Bus clocking 93
- 6.9 Reset 93
- Memory Management 95
- 7.1.2 Translated entries 98
- 7.3 Address translation 100
- Level one fetch 101
- Level two fetch 101
- 7.3.2 Level one fetch 102
- 7.3.3 Level one descriptor 102
- 7: Memory Management Unit 103
- 7.3.4 Section descriptor 104
- 7.3.8 Level two descriptor 106
- Table indexTranslation base 108
- 7.3.12 Subpages 110
- 7.4 MMU faults and CPU aborts 111
- 7.5.1 Fault Status 112
- 7.6 Domain access control 113
- Access Permission 114
- 7.7 Fault checking sequence 115
- 7.7.2 Translation fault 116
- 7.7.3 Domain fault 116
- 7.7.4 Permission fault 116
- 7.8 External aborts 117
- THIS PAGE IS BLANK 118
- Coprocessor Interface 119
- 8 Coprocessor Interface 121
- 8: Coprocessor Interface 122
- 8.4.1 The coprocessor 125
- 8.4.2 The ARM720T core 125
- 8.4.3 Coprocessor signaling 126
- 8.5 Connecting coprocessors 129
- 8.7 STC operations 130
- 8.8 Undefined instructions 130
- 8.9 Privileged instructions 130
- Debugging Your System 131
- 9 Debugging Your System 133
- 9.1.1 A typical debug system 134
- 9.2 Controlling debugging 135
- 9.2.1 Debug modes 136
- 9.3 Entry into debug state 137
- 9: Debugging Your System 138
- Programming breakpoints 139
- Programming watchpoints 139
- 9.3.5 Clocks 140
- 9.4 Debug interface 141
- Watchpoint unit registers 142
- 9.7 Disabling EmbeddedICE-RT 143
- 9.9 Monitor mode debugging 144
- Abort status register 145
- Debug control register 145
- Debug Communication Channel 146
- Communications through the 146
- Test Access Port 149
- Boundary-Scan Architecture 149
- Test data registers 149
- Instruction register 150
- The TAP controller 150
- 9.12 The TAP controller 151
- 9.13 Public JTAG instructions 152
- 9.13.3 IDCODE (b1110) 153
- 9.13.4 BYPASS (b1111) 153
- 9.13.5 RESTART (b0100) 153
- 9.14 Test data registers 154
- 9.14.3 Instruction register 155
- 9.14.5 Scan chains 1 and 2 156
- 9.15 Scan timing 157
- Debug status register 160
- Exit from debug state 160
- 9.17 Exit from debug state 161
- 9.18.1 Breakpoints 162
- 9.18.2 Watchpoints 162
- 9.18.4 Debug request 163
- 9.18.5 System speed access 163
- Interrupts 164
- Data Aborts 164
- 9.19.2 Interrupts 165
- 9.19.3 Data Aborts 165
- 8 67 5 34 2 01 167
- 9.21 Programming breakpoints 168
- 9.21.2 Software breakpoints 169
- 9.22 Programming watchpoints 170
- 9.23 Abort status register 170
- 9.24 Debug control register 171
- 9.24.1 Disabling interrupts 172
- 9.24.2 Forcing DBGRQ 172
- 9.24.3 Forcing DBGACK 172
- 9.25 Debug status register 173
- 9.27 EmbeddedICE-RT timing 176
- ETM Interface 177
- 10 ETM Interface 179
- ARM720T processor 180
- 10.4 Clocks and resets 181
- 10.5 Debug request wiring 181
- 10.6 TAP interface wiring 181
- Test Support 183
- 11 Test Support 185
- 11: Test Support 186
- 11.3 Test State Register 187
- Translation Table Base 192
- Domain Access Control 192
- Fault Status Register 192
- Fault Address Register 192
- 31 654 0 194
- MVA TAG V P 194
- SBZSIZE_C 194
- Base SBZ 196
- 2526 20 19 1 196
- Appendix A 199
- Signal Descriptions 199
- A Signal Descriptions 201
- A: Signal Descriptions 202
- A.3 JTAG and test signals 203
- A.4 Debugger signals 204
- A.6 ATPG test signals 207
- A.7 Miscellaneous signals 207
- Glossary 209
- See also 216
- ARM DDI 0229B EPSON Index-1 219
- Index-2 EPSON ARM DDI 0229B 220
- ARM DDI 0229B EPSON Index-3 221
- Index-4 EPSON ARM DDI 0229B 222
Verwandte Produkte und Handbücher für Hardware Epson ARM.POWERED ARM720T
Hardware Epson 400 Bedienungsanleitung
(38 Seiten)
(38 Seiten)
Hardware Epson 440 EN Bedienungsanleitung
(34 Seiten)
(34 Seiten)
Hardware Epson UB E02 Bedienungsanleitung
(86 Seiten)
(86 Seiten)
Hardware Epson C823088 Bedienungsanleitung
(37 Seiten)
(37 Seiten)
Hardware Epson C82312 Bedienungsanleitung
(13 Seiten)
(13 Seiten)
Hardware Epson 214D-1 Bedienungsanleitung
(57 Seiten)
(57 Seiten)
Hardware Epson CMD-2260 Bedienungsanleitung
(18 Seiten)
(18 Seiten)
Hardware Epson VIGOR 3300 Bedienungsanleitung
(158 Seiten)
(158 Seiten)
Hardware Epson 440 Bedienungsanleitung
(240 Seiten)
(240 Seiten)
Hardware Epson C82346 Bedienungsanleitung
(81 Seiten)
(81 Seiten)
Hardware Epson S1C6200 Bedienungsanleitung
(98 Seiten)
(98 Seiten)
Hardware Epson C82310 Bedienungsanleitung
(21 Seiten)
(21 Seiten)
Hardware Epson 9000 Bedienungsanleitung
(68 Seiten)
(68 Seiten)
Hardware Epson 4S Bedienungsanleitung
(10 Seiten)
(10 Seiten)
Hardware Epson C82305 Bedienungsanleitung
(29 Seiten)
(29 Seiten)
(23 Seiten)
Hardware Epson 440 Bedienungsanleitung
(212 Seiten)
(212 Seiten)
© 2020, manymanuals.de. Alle Rechte vorbehalten. | 0.042 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Kommentare zu diesen Handbüchern